349
edits
Ocs package: Difference between revisions
Jump to navigation
Jump to search
→A CMOS AND GATE
| Line 9: | Line 9: | ||
=== A CMOS AND GATE === | === A CMOS AND GATE === | ||
[[File:AND_BW.png|thumb| Schematic for a CMOS AND gate]] | |||
Here we show how to set up the simulation of the CMOS AND gate in the figure. | |||
The circuit has | |||
* 9 Elements | |||
** 6 MOSFETs (3 n-type + 3 p-type) | |||
** 3 Voltage sources | |||
==== Using an IFF netlist ==== | ==== Using an IFF netlist ==== | ||